

**One Week Faculty Development Programme  
(FDP) on**

**“VLSI Design using Cadence Tools”**

**May 16, 2022 - May 20, 2022**

**Registration Form**

Name: \_\_\_\_\_

Designation: \_\_\_\_\_

Department: \_\_\_\_\_

Organization: \_\_\_\_\_

Correspondence Address:

\_\_\_\_\_

\_\_\_\_\_

\_\_\_\_\_ PIN code \_\_\_\_\_

Phone # \_\_\_\_\_

E-mail: \_\_\_\_\_

WhatsApp Mobile No \_\_\_\_\_

Category: Academic/Industry/others

Signature of the Participant:

Date: \_\_\_\_\_

Place: \_\_\_\_\_

Participants need to fill this registration form and upload the scanned copy in PDF format in the below registration link.

**Registration Link**

<https://forms.gle/aYFKMrPqxiYyGrkD8>

**Last Date for Registration: 13.05.2022**

**REGISTRATION: No registration fee**

The Faculty members, research scholars, PG students of AICTE approved Engineering colleges, Polytechnic colleges working in the field of VLSI are eligible to apply.

**MODE OF CONDUCTION:**

**Hybrid Mode - Online live training by the trainers and offline tool access by the participants from the laboratory at KITSW.**

**CERTIFICATION:**

E-Certificates will be issued to those participants who will attend all the sessions of the programme and clear the assessment test.

**Chief Patron**

**Capt. V. Lakshmikantha Rao, M.P. (Rajya Sabha)**  
*Secretary & Correspondent, KITS Warangal (KITSW)*

**Patron**

**Sri. P. Narayana Reddy, Treasurer, KITSW**

**Chairman**

**Prof. K. Ashoka Reddy, Principal**

**Convener**

**Dr. M. Raju, Assoc. Prof & Head, Dept. of ECE**

**Advisory Committee**

**Dr. G Raghobham Reddy, Professor, Dept. of ECE**

**Dr. B.Ramadevi, Professor, Dept. of ECE**

**Sri E. Suresh, Assoc. Prof., Dept. of ECE**

**Smt. S. P. Girija, Assoc. Prof., Dept. of ECE**

**Smt. A. Vijaya, Assoc. Prof., Dept. of ECE**

**Dr. V. Venkateshwar Reddy, Assoc. Prof., Dept. of ECE**

**Prof. V. Ramaiah, Professor In-charge, I3C, KITSW**

**Coordinator**

**P. Chiranjeevi,**

*Assistant Professor, Dept. of ECE*

*KITSW*



**One Week Faculty Development Programme  
(FDP) on**

**“VLSI Design using Cadence Tools”**

**May 16, 2022 - May 20, 2022**



*Organized by*

**Department of Electronics & Communication  
Engineering**

**Kakatiya Institute of Technology & Science,  
Warangal**

*(An Autonomous Institute under Kakatiya University)  
(Accredited by NAAC with 'A' Grade)*

**Opp: Yerragattu Gutta, Hasanparthy (M),  
Warangal-506015 (TS), INDIA.**

**www.kitsw.ac.in**

**In association with**

**IETE, Warangal Center**

**&**

**Entuple Technologies Pvt. Ltd., Bangalore**

## ABOUT THE INSTITUTE

**Kakatiya Institute of Technology and Science, Warangal** popularly known as **KITSW**, was established in 1980 by **Ekasila Educational Society (EES), Warangal**, a philanthropic society, with a primary objective of providing quality technical education. KITSW is recognized by the AICTE and also under section 2(F) and 12(B) of UGC act 1956. The UGC has granted autonomous status in 2014 under Kakatiya University (KU), Warangal. It is accredited by NAAC with A grade (CGPA: 3.21) and all the UG engineering programmes are accredited by NBA, New Delhi. Industry Institute Interaction Cell (I3C), KITSW has signed a Memorandum of Understanding (MoU) with NITW for research & development, teaching and learning etc.

KITSW is Located in 68 acres of lush green sprawling campus, it is one of the premier institutes of Telangana. Over the years, it has attracted academicians of proven competence onto its faculty, augmented the infrastructural facilities, modernized laboratories, placed its products in reputed organizations all over the world and thus received recognition in industry and academia. At present, it is offering UG in nine branches of engineering, PG in six engineering specializations and MBA. The KU recognized CE, ME, E&I and CSE departments as research centers for PhD programmes. The faculty at KITSW is now integrating research, innovation and incubation culture into course teaching to prepare students to gain tech skills for industry 4.0.

The institute is located on Warangal - Karimnagar highway.

## ABOUT THE DEPARTMENT

The **Department of Electronics and Communication Engineering** was established in 2000 with an intake of 45 and subsequently increased to 180. In 2008, the department was accredited for the first time by National Board of Accreditation (NBA), New Delhi under Tier II for a period of 3 years. Since then, the department has been getting timely reaccredited and at present its accreditation status is active till June 2021. M. Tech Course in Digital Communications was started in

the year 2004 in association with E & I Engineering department with an intake of 18 students which was later enhanced to 25 and presently it is under the department of ECE. The department has started new PG course Communication Engineering and Signal Processing for academic year 2020-21. During the academic year 2019-20, the dept has started B.Tech in Electronic Communication and Instrumentation (ECI) engineering with an intake of 60. The department has 36 dedicated and qualified faculty members with 3 Professors, 5 Associate Professors, 28 Assistant Professors. 18 faculty members have Ph.D. and 18 faculty members are pursuing Ph.D.

Three centers of excellence are established in the department: (i) Transfinite iLab, (ii)TIIC in association with TITA, and (iii) BLACKBUCK CoE.

The department has very well equipped and modernized laboratories to cater to the needs of UG and PG courses.

- Analog Communication Laboratory
- Analog & Digital Simulation Laboratory
- Digital Communication Laboratory
- Microprocessor & Microcontroller Laboratory
- Microwave & Optical Fiber Communication Laboratory
- Pulse & Digital Circuits Laboratory
- Signal Processing Laboratory
- Integrated Circuits Laboratory
- Digital Electronics Laboratory.

## ABOUT THE FDP

One of the major challenges in Analog and Digital Integrated Circuit Design is to bring theoretical concepts to the industry relevant application as well as practices. This FDP focuses on physical design of CMOS Analog and Digital Integrated Circuits, with a synthesis approach and walks you through an illustrative design and characterization set of learning activities of some of the digital and analog functional blocks. The

program also caters to the needs of teachers pursuing their higher studies/research in custom IC design.

### *The objectives of this FDP are to*

- Examine the flow of Cadence tools.
- Design and verify the analog circuits using Cadence tools.
- Design and verify the digital circuits using Cadence tools.

## FDP COURSE CONTENTS

- Analog design and simulation
- Analog layout and physical verification
- Digital simulation and synthesis
- Digital physical design

## Important Dates

**Last day for registration: 13-05-2022**

**Intimation of acceptance: 14-05-2022**

### Coordinator

**P. Chiranjeevi**

*Assistant Professor, Dept. of ECE,*  
Kakatiya Institute of Technology & Science,

Warangal

Contact No: +91-9908796040

email: [pc.ece@kitsw.ac.in](mailto:pc.ece@kitsw.ac.in)

## Registration Link

<https://forms.gle/aYFKMrPqxiYyGrkD8>